1	METHODS AND APPARATUS FOR TRANSPORTING A SYNCHRONOUS OR
2	PLESIOCHRONOUS SIGNAL OVER A PACKET NETWORK
3	
4	This application claims the benefit of co-owned, co-pending,
5	provisional application serial number 60/276,630 filed March 16,
6	2001, entitled "Methods and Apparatus for Delivering Multimedia
7	Communications Services to Multiple Tenants in a Building," the
8	complete disclosure of which is hereby incorporated by reference
9	herein.
10	
111	BACKGROUND OF THE INVENTION
12	
13	1. Field of the Invention
14	The invention relates to telecommunications. More
15	particularly, the invention relates to clock recovery when
16	transporting a synchronous or plesiochronous signal over a packet
17	network.
18	
19	2. State of the Art
20	The first commercial digital voice communications system was
21	installed in 1962 in Chicago, Illinois. The system was called
22	"T1" and was based on the time division multiplexing (TDM) of
23	twenty-four telephone calls on two twisted wire pairs. The
24	digital bit rate of the T1 system was 1.544 Mbit/sec (±200 bps),
25	which was, in the nineteen sixties, about the highest data rate

1 that could be supported by a twisted wire pair for a distance of

- 2 approximately one mile. The cables carrying the T1 signals were
- 3 buried underground and were accessible via manholes, which were,
- 4 at that time in Chicago, spaced approximately one mile apart.
- 5 Thus, analog amplifiers with digital repeaters were conveniently
- 6 located at intervals of approximately one mile.

7

8 The T1 system is still widely used today and forms a basic 9 building block for higher capacity communication systems including 10 T3 which transports twenty-eight T1 signals. The designation T1 11 12 was originally coined to describe a particular type of carrier equipment. Today T1 is often used to refer to a carrier system, a ļ, į, į 13 data rate, and various multiplexing and framing conventions. 14 While it is more accurate to use the designation "DS1" when 15 referring to the multiplexed digital signal carried by the T1 16 carrier, the designations DS1 and T1 are often used 17 interchangeably. Today, T1/DS1 systems still have a data rate of 18 1.544 Mbit/sec and support typically twenty-four voice and/or data 19 DSO channels. Similarly, the designations DS2 and T2 both refer 20 to a system transporting up to four DS1 signals (96 DS0 channels) 21 and the designations DS3 and T3 both refer to a system 22 transporting up to seven DS2 signals (672 DS0 channels). 23 timing tolerance for modern T1 equipment has been raised to ±50 24 T1 signals are said to be "plesiochronous" (nearly 25 synchronous). Clock variations at nodes are corrected by line

1 codes such as alternate mark inversion (AMI or bipolar line code).

2 These codes set up patterns in the bitstream of the signal which

3 are used at nodes to correct for clock variations.

Today, another higher bandwidth TDM system is in use. This system is referred to as the synchronous optical network (SONET) or, in Europe, the synchronous digital hierarchy (SDH). Unlike plesiochronous signals, SONET signals are synchronized to a master network clock. Although the timing of SONET signals is very accurate, some clock variations still exist at different nodes in the network. Various complex techniques are provided to correct for clock differences at different nodes.

The T1 and T3 networks were originally designed for digital voice communication. In a voice network minor bit errors can be tolerated as a small amount of noise. However, in a data network, a minor bit error cannot be tolerated. In the early 1970s, another technology was deployed to support data networks. The technology was called "packet switching". Unlike the T1 and T3 networks, packet switching was designed for data communications only. In packet switching, a "packet" of data includes a header, a payload, and a cyclic redundancy check (CRC). The header includes addressing information as well as an indication of the length of the payload. The payload contains the actual data which is being transmitted over the network. The CRC is used for error

1 detection. The receiver of the packet performs a calculation with 2 the bits in the packet and compares the result of the calculation 3 to the CRC value. If the CRC value is not the same as the result 4 of the calculation, it means that the packet was damaged in 5 transit. According to the packet switching scheme, the damaged 6 packet is discarded and the receiver sends a message to the 7 transmitter to resend the packet. One popular packet switching 8 scheme for wide area networks (WANs), known as X.25, utilizes a 9 packet which has a fixed payload of 128 octets. Other packet 10 switching schemes allow variable length packets up to 2,000 111 octets. Frame Relay is an example of a WAN packet switching 1 3 4 5 6 7 1 5 6 7 scheme which utilizes variable sized packets and Ethernet is an example of a local area network (LAN) packet switching scheme which utilizes variable sized packets. Packet switching networks are asynchronous and, by design, are not well suited for the transmission of a streaming signal such as voice or video. streaming voice or video is transmitted via packets, small amounts 18 of noise in the signal will result in discontinuity of the stream, 19 echo, and other problems.

20

21

22

23

24

25

Concurrent with the development of packet switching several groups around the world began to consider standards for the interconnection of computer networks and coined the term "internetworking". The leading pioneers in internetworking were the founders of ARPANET (the Advanced Research Projects Network).

1 ARPA, a U.S. Department of Defense organization, developed and 2 implemented the transmission control protocol (TCP) and the 3 internet protocol (IP). The TCP/IP code was dedicated to the 4 public domain and was rapidly adopted by universities, private 5 companies, and research centers around the world. An important 6 feature of IP is that it allows fragmentation operations, i.e. the 7 segmentation of packets into smaller units. This is essential to 8 allow networks which utilize large packets to be coupled to 9 networks which utilize smaller packets. Today, TCP/IP is the 10 foundation of the Internet. It is used for email, file transfer, 11 and for browsing the Worldwide Web. It is so popular that many 12 13 14 organizations are hoping to make it the worldwide network for all types of communication, including voice and video.

15

16

17

18

19

20

21

22

Perhaps the most awaited, and now fastest growing technology in the field of telecommunications is known as Asynchronous Transfer Mode (ATM) technology. ATM was originally conceived as a carrier of integrated traffic, e.g. voice, data, and video. ATM utilizes fixed length packets (called "cells") of 53 octets (5 octets header and 48 octets payload). ATM may be implemented in either a LAN or a WAN. For ideal data transfer, ATM is used end to end from the data source to the data receiver.

23

24

25

Current ATM service is offered in different categories according to a user's needs. Some of these categories include 1 constant bit rate (CBR), variable bit rate (VBR), unspecified bit

2 rate (UBR), and available bit rate (ABR). CBR service is given a

3 high priority and is used for streaming data such as voice and

4 video where a loss of cells would cause a noticeable degradation

5 of the stream. UBR and ABR services are given a low priority and

6 are used for data transfers such as email, file transfer, and web

7 browsing where sudden loss of bandwidth (bursty bandwidth) can be

8 tolerated. ATM service is sometimes referred to as "statistical

multiplexing" as it attempts to free up bandwidth which is not

needed by an idle connection for use by another connection.

1

13

14

15

16

17

18

19

10

9

ATM switches (like other packet switches) typically include multiple buffers, queues, or FIFOs for managing the flow of ATM cells through the switch. Generally, a separate buffer is provided for each outlet from the switch. However, it is also known to have separate buffers at the inlets to the switch. Buffer thresholds are set to prevent buffer overflow. If the number of cells in a buffer exceeds the threshold, no more cells are allowed to enter the buffer. Cells attempting to enter a buffer which has reached its threshold will be discarded.

21

20

Whenever a synchronous or plesiochronous signal is
transmitted over a packet network, e.g. ATM or the Internet, the
originating clock must be recovered at the receiver. Clock
recovery is necessary to prevent excessive packet loss, to prevent

1 unacceptable delay in processing the signal, and, in the case of 2 TDM signals, to facilitate framing. One method of recovering a 3 clock signal, called adaptive clock recovery, involves measuring 4 the depth of a (jitter) buffer. If the buffer depth is greater 5 than a maximum threshold or is increasing with time, the local 6 clock rate is increased to cause the buffer to drain more quickly. 7 If the buffer depth is less than a minimum threshold or is 8 decreasing with time, the local clock rate is decreased to cause 9 the buffer to drain less quickly. The main drawback of this clock 10 recovery method is that following an adjustment of the clock rate, 11 12 13 14 there is a delay before the buffer depth stabilizes due to the inertia of the buffer depth. This delay may cause instability or excessive jitter in the recovered clock.

In January 1997, the ATM forum defined "Circuit Emulation Service" (CES) as af-vtoa-0078.000. CES uses ATM AAL1 adaptation to segment incoming E1 or T1 traffic into ATM cells with the necessary timing information to ensure that the circuit can be correctly reassembled at the destination. The timing information is provided in the ATM cell headers and is referred to as the synchronous residual time stamp (SRTS). The time stamp is used by the receiver to determine the difference between a common reference clock and the sender's local clock. SRTS assumes the availability of a common synchronous network clock from which the sender and receiver can both reference. It also assumes that the

15

16

17

18

19

20

21

22

23

24

25

1 T1/E1 signal enters an ATM network and remains in the ATM network

2 until it exits as a T1/E1 signal. If the signal passes through

3 other networks (e.g. IP networks or Ethernet networks) and loses

4 traceability to the common reference clock, SRTS fails. For

5 example, the previously incorporated co-owned application

6 describes a system in which ATM cells containing packetized T1/E1

7 signals are transported over Ethernet. The Ethernet receiver

8 cannot utilize SRTS to recover the clock of T1/E1 signals.

9

SUMMARY OF THE INVENTION

1 1

10

It is therefore an object of the invention to provide methods and apparatus for transporting a synchronous or plesiochronous signal over a packet network.

15

16

17

18

19

14

It is also an object of the invention to provide methods and apparatus which do not rely on a common synchronous network clock for transporting a synchronous or plesiochronous signal over a packet network.

20

21

22

23

It is another object of the invention to provide methods for transporting a synchronous or plesiochronous signal over a packet network which do not suffer the disadvantages of prior art adaptive clock recovery methods.

25

24

1 It is still another object of the invention to provide
2 methods and apparatus for transporting a synchronous or
3 plesiochronous signal over a packet network which operates over
4 any type of packet network including a hybrid network which
5 combines different types of packet switching between source and
6 destination.

7

8

9

10

11 12 13

15

16

17

18

19

20

21

22

23

24

25

In accord with these objects which will be discussed in detail below, the methods and apparatus of the present invention are exemplified with reference to a network in which a T1 signal has been segmented into ATM AAL1 cells. The methods of the invention include providing incoming and outgoing cell counters at the "local" user-network-interface (UNI) where the AAL1 cells are to be reassembled into a T1 signal. The invention is implemented under two assumptions. The first assumption is that the "remote" network-network-interface (NNI) receives and transmits AAL1 packets at a consistent rate. The second assumption is that when the local UNI clock and remote NNI clock are locked, the number of cells received at the UNI should increase at the same rate as the number of cells transmitted by the UNI. According to the basic method of the invention, the UNI is provided with an adjustable clock and the clock rate is adjusted by comparing the incoming cell count with the outgoing cell count. In particular, if the outgoing cell count is smaller than the incoming cell count, the clock rate is increased. If the outgoing cell count is larger

1 than the incoming cell count, the clock rate is decreased. In

2 order to minimize delay in clock adjustments, a "gear shift"

3 adjustment algorithm is provided. In the presently preferred

4 embodiment, four different levels of adjustment are provided,

5 level 3 being the coarsest (fastest) and level 0 being the finest

6 (slowest).

7

8

9

10

13

14

15

18

19

20

21

The apparatus of the invention includes a phase locked loop (PLL) embodied in a programmable logic device (PLD). apparatus has run-time clock adjustment capabilities. According to the presently preferred embodiment, the CPU performing AAL1 processing dynamically adjusts its own clock by reading a register in the PLD. The register is referred to as CLKADJ and the value written to it by the PLL is an absolute number of clock ticks to add or subtract per million. The cell counters are preferably implemented as 16-bit unsigned integer counters. The transmit cell counter is incremented whenever a cell is sent to the NNI from the UNI and the receive cell counter is incremented whenever a cell is added to the receive buffer in the UNI. The cell counters are modulo-65536 counters which wrap to zero and continue to count up from 1.

22

To allow for network jitter and the relatively slow drift rate of the cell counters in the presently preferred implementation, the PLL routine is run at relatively long

1 intervals, e.g 2048 ms. The interval can be adjusted for 2 different applications. The PLL routine begins by computing the 3 difference between the receive cell counter and the transmit cell 4 counter. According to one embodiment, the difference is written 5 to the register CLKADJ. Thus, if, e.g., the UNI has received one 6 more cell than it has transmitted, the value 1 will be written to 7 CLKADJ. This will cause the local clock rate to be increased by 8 one tick per million. As mentioned above, in order to decrease 9 the convergence time of the PLL, the preferred embodiment of the 10 invention utilizes a "gear shift" algorithm. According to the 111 presently preferred embodiment, the value in the register CLKADJ is magnified by a factor of 2^{Level} where $0 \le Level \le 3$. When Level = 3, the 12 (FI 13 PLL will approach the correct frequency very quickly and will 14 eventually begin to "circle" the true frequency. According to the 15 "gear shift" algorithm of the invention, when circling is 16 detected, Level is lowered to 2, then 1 and then 0. According to 17 the presently preferred embodiment, circling is detected by taking 18 the derivative of the CLKADJ value and detecting sign changes in 19 the derivative. After the derivative changes sign several times, 20 circling is detected and the level is decreased. When the level 21 reaches 0 it is no longer changed.

22

Additional objects and advantages of the invention will become apparent to those skilled in the art upon reference to the

Į.	detailed description taken in conjunction with the provided
2	figures.
3	
4	BRIEF DESCRIPTION OF THE DRAWINGS
5	
6	Figure 1 is a simplified block diagram of a system
7	incorporating the invention;
8	
9	Figure 2 is a simplified block diagram of portions of the UNI
10	according to the invention;
I 1	
12	Figure 3 is a flow chart illustrating a first method of the
13	invention; and
14	
1 5	Figure 4 is a flow chart illustrating a second method of the
16	invention.
17	
18	DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
19	
20	Referring now to Figure 1, an apparatus incorporating the
21	invention generally includes a network-network-interface NNI 10
22	which is coupled to the PSTN 12 and to an Ethernet LAN 14, and at
23	least one user-network interface UNI 16 which is coupled to the
24	LAN 14 and a plurality of user devices such as telephones 18a,
25	18b,18n. The LAN 14 is a packet network and is substantially

1 the same as the LAN described in the previously incorporated co-

2 owned, co-pending provisional application wherein ATM cells

3 containing packetized T1/E1 signals are transmitted over an

4 Ethernet LAN.

5

6 According to the invention, the UNI 16 includes an AAL1 processor as well as an apparatus for recovering the clock rate of 7 8 a synchronous or plesiochronous signal carried from the PSTN over 9 the packet LAN 14 via the NNI 10. Turning now to Figure 2, the 10 AAL1 processor 20 includes a clock generator 22 and a CPU 24. 11 12 13 14 CPU 24 performs the AAL1 processing and controls the clock generator 22 by adding or removing a number of clock ticks per The UNI is further provided with a programmable logic million. device (PLD) 26 for implementing a phase locked loop (PLL) to 15 provide the CPU 24 with a clock tick number to adjust the CLOCK 1-6 The PLD 26 includes a number of counters, registers, 17 arithmetic processes and logical processes. More particularly, the PLD 26 includes a received cell counter (CCrx) 28, a 18 19 transmitted cell counter (CCtx) 30, a subtractor 32 for subtracting the number of transmitted cells from the number of 20 21 received cells (CCrx-CCtx), and a multiplier 34 for multiplying the difference (CCrx-CCtx) times 2^{Level} , where "Level" is an integer 22 23 from zero to three.

24

The result of the computation (CCrx-CCtx)x2Level is stored in a 1 2 register 36 called CLKADJ. The number written in CLKADJ is an 3 absolute number of clock ticks per million for the CPU 24 to add 4 to the clock generator 22. The cell counters 28, 30 are 5 preferably implemented as 16-bit unsigned counters. The transmit 6 cell counter CCtx is incremented whenever a cell is sent to the 7 NNI (10 in Figure 1) from the UNI (16 in Figure 1) and the receive 8 cell counter CCrx is incremented whenever a cell is added to the 9 receive buffer (not shown) in the UNI. The cell counters are 10 modulo-65536 counters which wrap to zero and continue to count up 1 from 1. To allow for network jitter and the relatively slow drift 12 rate of the cell counters in the presently preferred 13 implementation, the calculation of CLKADJ is performed every 2048 14 The interval can be adjusted for different applications. 15 method and apparatus described thus far provides a simple PLL 16 based on the relative number of transmitted and received cells. As mentioned above, however, this simple PLL may take a long time 18 lock.

19

20

21

22

24

25

According to the preferred embodiment of the invention, a "gear shift" routine is also run each time CLKADJ is recomputed. The remainder of the blocks in Figure 2 are used to implement the 23 gear shift routine which shifts the value of Level from an initial value of three to a locked value of zero. These additional components include a register 38 for storing the last previous

1 value "PrvCLKADJ" of CLKADJ, a subtractor 40 for determining the

2 change "ClkDiff" in CLKADJ by calculating (CLKADJ-PrvCLKADJ), a

3 register 42 for storing the calculated ClkDiff, and a register 44

4 for storing the previous value "PrvClkDiff" of ClkDiff. A

5 comparator 46 is provided for comparing ClkDiff and PrvClkDiff.

6 Based on the comparison, logic 48 may increment a circle counter

7 50 and/or trigger the reset 52 of PrvCLKADJ and PrvClkDiff. Logic

8 54 monitors the circle counter 50. When the circlecount has

9 reached a threshold, logic 54 triggers the reset 56, level

10 decrementer 58, and cell count doubler 60. The operation of the 111

components in Figure 2 are better understood by reference to the

complete PLL and gear shift routine which is illustrated in

Figures 3 and 4.

14

17

15 Turning now to Figure 3, the operation of the invention 16 begins at 100 when a connection is established. The exponent

"Level" is set to "3" at 102. The cell counters are read at 104

18 and CLKADJ and ClkDiff are calculated at 106 and 108 respectively.

19 If it is determined at 110 that the ClkDiff is zero, the routine

20 returns to check the value of Level at 118, read the cell counters

21 at 104, and recalculate CLKADJ and ClkDiff. As mentioned above,

22 the calculation of CLKADJ and ClkDiff is performed approximately

23 every two seconds, e.g 2048 ms, thus, there will be a delay

24 between 118 and 104 in the flow chart of Figure 3. It will be

25 appreciated that the first iteration of this method will result in 1 no ClkDiff which will be treated as ClkDiff=0. If the ClkDiff is

- 2 not zero, the most significant bit (MSB), i.e. the sign ±, of
- 3 ClkDiff is compared to the MSB of PrvClkDiff at 112. If the signs
- 4 are different it means that the CLKADJ is "circling" the correct
- 5 adjustment value, i.e. moving up and down about the correct value.
- 6 In this case, the circle counter is incremented at 114. In either
- 7 case, the PrvClkDiff and PrvCLKADJ are reset to ClkDiff and
- 8 CLKADJ, respectively at 116.

9

10 11

12

14

15

13

The components for performing the method of Figure 3 are shown in Figure 2 as the logic 48, the CircleCount register 50, and the reset block 52. Before resuming the next iteration of the method of Figure 3 at 104, the value of Level is checked at 118. The "Level Check" algorithm also includes a Level adjustment method which is illustrated in Figure 4.

16

18

19

20

21

22

23

24

25

Entering Figure 4 from block 118 in Figure 3, the Level Check starts at 200. If it is determined at 202 that Level=0, no further processing is needed and the routine returns at 204 to block 104 in Figure 3. If Level≠0, it is determined at 206 whether the circlecount≥4. If it is not, the routine returns at 204. If it is, a number of operations are performed at 208 before returning at 204 to block 104 in Figure 3. The first operation is that the value of Level is decremented by one. It will be appreciated that this is performed by the component 58 in Figure

```
1
     2. The next operation is that the values of the cell counters are
 2
     doubled.
               This is performed by the component 60 in Figure 2.
 3
     is done only once at each level decrement to smooth the transition
 4
     from one level to the next. The last operation is the resetting
 5
     of the CircleCount to zero which is performed by the component 56
 6
     in Figure 2.
 7
 8
          Exemplary pseudocode for performing the method of Figure 3 is
 9
     listed below.
10
11
                CLKADJ=(CCrx-CCtx<<Level;</pre>
                If (CLKADJ-PrvCLKADJ!=0)
                     Then
14
15
                          ClkDiff=CLKADJ-PrvCLKADJ;
                           If ((ClkDiff^PrvClkDiff)&0x8000)
16
17
18
19
20
                                Then
                                     CircleCount++;
                                End If
                          PrvClkDiff=ClkDiff;
                          PrvCLKADJ=CLKADJ;
21
                     End If
22
23
          Exemplary pseudocode for performing the method of Figure 4 is
24
     listed below.
25
26
                If (CircleCount>=4&&Level>0
27
                     Then
28
                          Level=Level-1;
```

The methods and apparatus of the invention include providing incoming and outgoing cell counters at the "local" user-network-interface (UNI) and using these counters to reconstruct the clock at the network-network-interface (NNI). According to the basic method of the invention, the UNI is provided with an adjustable clock and the clock rate is adjusted by comparing the incoming cell count with the outgoing cell count. In particular, if the outgoing cell count is smaller than the incoming cell count, the clock rate is increased. If the outgoing cell count is larger than the incoming cell count, the clock rate is decreased. In order to minimize delay in clock adjustments, a "gear shift" adjustment algorithm is provided. In the presently preferred embodiment, four different levels of adjustment are provided, level 3 being the coarsest (fastest) and level 0 being the finest (slowest).

There have been described and illustrated herein methods and apparatus for transporting a synchronous or plesiochronous signal over a packet network. While particular embodiments of the invention have been described, it is not intended that the invention be limited thereto, as it is intended that the invention

be as broad in scope as the art will allow and that the 1 specification be read likewise. Thus, while particular hardware 2 3 and software have been disclosed, it will be appreciated that other hardware and/or software could be utilized. Also, while 4 certain level values and circle count values have been shown, it 5 will be recognized that other values could be used with similar 6 7 results obtained depending on the application. Moreover, while particular examples have been disclosed in reference to ATM, 8 9 Ethernet, and T1/E1 signals, it will be appreciated that the 110 invention is applicable to any packet switching network carrying 11 packetized synchronous or plesiochronous signals. Thus, while the 12 disclosure refers to AAL1 and "cell counters", when applied to another packet network, "packet counters" will be used and another packetizing scheme other than AAL1 will be used. It will therefore be appreciated by those skilled in the art that yet other modifications could be made to the provided invention without deviating from its spirit and scope as so claimed.